

1/4
FIG. 1




FIG. 1 is a block diagram of a PLL clock divider circuit. The circuit includes a PLL clock input (116A, 116B) and a control signal input (124A, 124B). The PLL clock is divided by various factors (1, 2, 4, ..., 64) to produce multiple clock signals (Mclk/1, Mclk/2, Mclk/4, ..., Mclk/64). These signals are then combined in a multiplexer (132A, 132B) to produce a final output clock (Mclk/n, 144A, 144B). The divider is controlled by a control signal (124A, 124B) and a feedback signal (120A, 120B).

FIG. 2B

124A, 124B


Timing diagram showing clock signals and data streams:

- 148**: Data stream for 148, represented by a binary sequence: 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1.
- 152**: Data stream for 152, represented by a binary sequence: 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1.
- 156**: Data stream for 156, represented by a binary sequence: 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1.
- Mclk/2**: Clock signal with period 2.
- Mclk/4**: Clock signal with period 4.
- Mclk/8**: Clock signal with period 8.
- Mclk/16**: Clock signal with period 16.
- Mclk/32**: Clock signal with period 32.
- Mclk/64**: Clock signal with period 64.

The diagram illustrates the timing relationship between the data streams and the clock signals. The data streams are aligned with the clock signals, showing the sampling points for each data stream.

3/4

FIG. 3



4/4

FIG. 4

